Flip-Flop Nets
نویسنده
چکیده
The so-called synthesis problem for nets which consists in deciding whether a given automaton is isomorphic to the case graph of a net and then constructing the net has been solved for various type of nets ranging from elementary nets to Petri nets. Though P/T nets admits polynomial time synthesis algorithms, the synthesis problem for elementary nets is known to be NP-complete. Applying the principle of generalized regions inherited from the P/T nets representation to the boolean setting gives rise to ip-op nets. These nets are a slight generalization of elementary nets and admits a polynomial time synthesis. une synth ese polynomiale.
منابع مشابه
The Effects of Strained Multiple Quantum Well on the Chirped DFB-SOA All Optical Flip-Flop
In this paper, based on the coupled-mode and carrier rate equations, a dynamic model and numerical analysis of a multi quantum well (MQW) chirped distributed feedback semiconductor optical amplifier (DFB-SOA) all-optical flip-flop is precisely derived. We have analyzed the effects of strains of QW and MQW and cross phase modulation (XPM) on the dynamic response, and rise and fall times of the ...
متن کاملA new low power high reliability flip-flop robust against process variations
Low scaling technology makes a significant reduction in dimension and supply voltage, and lead to new challenges about power consumption such as increasing nodes sensitivity over radiation-induced soft errors in VLSI circuits. In this area, different design methods have been proposed to low power flip-flops and various research studies have been done to reach a suitable hardened flip-flops. In ...
متن کاملSurgical Process Mining with Test and Flip Net Synthesis
Surgical process modeling aims at providing an explicit representation of surgical procedural knowledge. Surgical process models are inferred from a set of surgical procedure recordings, and represent in a concise manner concurrency, causality and conflict relations between actions. The paper presents preliminary results regarding the use of test and flip nets, a mild extension of flip-flop net...
متن کاملHigh-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کاملPerformance Analysis of Reversible Sequential Circuits Based on Carbon NanoTube Field Effect Transistors (CNTFETs)
This study presents the importance of reversible logic in designing of high performance and low power consumption digital circuits. In our research, the various forms of sequential reversible circuits such as D, T, SR and JK flip-flops are investigated based on carbon nanotube field-effect transistors. All reversible flip-flops are simulated in two voltages, 0.3 and 0.5 Volt. Our results show t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1996